Battery Workforce Challenge Announced by Argonne National Laboratory
March 27, 2023 | Business WireEstimated reading time: 1 minute
The U.S. Department of Energy’s (DOE) Argonne National Laboratory announced the launch of the Battery Workforce Challenge, which includes a three-year collegiate engineering competition, focused on advanced battery design and development that will build a diverse, highly-skilled electric vehicle (EV) Battery Workforce to help our nation transition to electric mobility and clean energy.
Argonne, a DOE research and development center, will manage the competition for the co-sponsors DOE and Stellantis. This government and industry partnership will build the next generation of engineers, technicians, and workers to address the unprecedented demand for a domestic EV Battery workforce.
The Battery Workforce Challenge includes an advanced battery design and development student competition series that invites universities and vocational schools from across North American to design, build, test and integrate an advanced EV battery into a future Stellantis vehicle. The challenge kicks off in fall of 2023 and 11 universities will be selected to participate.
“American leadership in the global battery supply chain will be based not only on our innovation, but also on our skilled workforce of engineers, designers, scientists, production workers, and technicians,” said Deputy Assistant Secretary for Sustainable Transportation and Fuels at DOE, Michael Berube. “This comprehensive workforce program will build an educational ecosystem delivering training and education for high school graduates, and vocational and transitional workers, fostering a diverse talent pipeline of trained engineers, workers and technicians who can charge North America’s battery industry forward.”
Additional workforce and education initiatives will complement the challenge, including a national Career-Connected Learning Management System to provide flexible, accessible, and equitable training for learners across the education pipeline.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.