Challenges of DFM Analysis for Flex and Rigid-Flex Design, Part 3
June 14, 2023 | Mark Gallant, DownStream TechnologiesEstimated reading time: 2 minutes
(Editor’s note: This is the final installment of a three-part series. To read Part 2, click here.)
What a True Rigid-flex DFM Analysis Solution Must Include
DFM analysis tools for the last several decades have focused on a typical rigid PCB or some variant. While many standard DFM constraints are applicable, flex has many unique requirements that cannot be addressed with typical DFM analysis. Flex and rigid-flex DFM must be targeted toward the unique materials and processes used to produce flex and rigid-flex designs.
One such example is board outline vs. layer profile. Some CAD systems do not support boundaries on a per layer basis. For most rigid-flex designs, all that is provided is a cumulative board outline that is the extent of all layer shapes. Without a defined boundary per layer, there may be no prevention of routing traces or placing components outside, or off of, a layer in the CAD system. The CAD DRC may also miss these items because they are within the boundary of the cumulative board outline. Having a DFM tool capable of analyzing each layer against its unique profile can detect when conductors are outside, or off of, their respective layers.
Here is a categorized list of the types of analyses and features a flex or rigid-flex DFM tool should have.
1. Trace fracture
Trace or copper fracture in bend areas. Some examples include presence of trace corners, width transitions, or traces non-perpendicular to the bend axis in a bend area. Also, I-beaming where traces are coincident on adjacent flexible layers.
2. Delamination
Pads or vias in bend areas with improper pad shapes or coverlay exposures. When it is required to have vias or other pads in bend areas, special care must be taken when designing the coverlay to reduce delamination potential. Often in these conditions, the coverlay overlaps the pad area to prevent delamination. In other designs, pads are adorned with tabs to extend under the coverlay.
3. Tearing
The absence of tear stops on slits or inside corners. Copper segments, arcs, circles, or other shapes are added to prevent tear around slits or inside corners.
4. Squeeze out
Epoxy leakage onto adjacent copper or other layer surfaces. In order to prevent epoxy squeeze out, a perimeter air gap or fence must be present around adjacent layer content. For example, a larger annular ring may be required on the epoxy layer than its corresponding coverlay annular ring. This prevents epoxy from squeezing out onto adjacent copper or traces.
5. Button plating
Absence of exposures in coverlay for vias. The most common method of plating vias in a bend area is button plating. This requires vias to be plated have an exposure on their adjacent coverlay. Absence of an exposure on the coverlay would prevent plating.
To read this entire article, which appeared in the June 2023 issue of Design007 Magazine, click here.
Suggested Items
The Chemical Connection: Reducing Etch System Water Usage, Part 2
05/02/2024 | Don Ball -- Column: The Chemical ConnectionIn my last column, I reviewed some relatively simple ways to reduce water usage in existing etch systems: cutting down cooling coil water flow, adding chillers to replace plant water for cooling, lowering flow rate nozzles for rinses, etc. This month, I’ll continue with more ways to control water usage in your etcher. Most of these are not easily retrofittable to existing equipment but should be given serious consideration when new equipment is contemplated. With the right combination of add-ons, it is possible to bring the amount of water used in an etch system to almost zero.
Designer’s Notebook: What Designers Need to Know About Manufacturing, Part 2
04/24/2024 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board (PCB) is the primary base element for providing the interconnect platform for mounting and electrically joining electronic components. When assessing PCB design complexity, first consider the component area and board area ratio. If the surface area for the component interface is restricted, it may justify adopting multilayer or multilayer sequential buildup (SBU) PCB fabrication to enable a more efficient sub-surface circuit interconnect.
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.
ENNOVI Introduces a New Flexible Circuit Production Process for Low Voltage Connectivity in EV Battery Cell Contacting Systems
04/03/2024 | PRNewswireENNOVI, a mobility electrification solutions partner, introduces a more advanced and sustainable way of producing flexible circuits for low voltage signals in electric vehicle (EV) battery cell contacting systems.
Heavy Copper PCBs: Bridging the Gap Between Design and Fabrication, Part 1
04/01/2024 | Yash Sutariya, Saturn Electronics ServicesThey call me Sparky. This is due to my talent for getting shocked by a variety of voltages and because I cannot seem to keep my hands out of power control cabinets. While I do not have the time to throw the knife switch to the off position, that doesn’t stop me from sticking screwdrivers into the fuse boxes. In all honesty, I’m lucky to be alive. Fortunately, I also have a talent for building high-voltage heavy copper circuit boards. Since this is where I spend most of my time, I can guide you through some potential design for manufacturability (DFM) hazards you may encounter with heavy copper design.