Cadence Unveils Joules RTL Design Studio, Delivering Breakthrough Gains in RTL Productivity, Quality of Results
July 18, 2023 | Business WireEstimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the delivery of the Cadence® Joules RTL Design Studio, a new solution that provides users with actionable intelligence to accelerate the register transfer level (RTL) design and implementation process. Front-end designers can access digital design analysis and debugging capabilities from a single, unified cockpit, enabling fully optimized RTL design prior to implementation handoff. With this solution, users will also be able to leverage generative AI for RTL design exploration and big data analytics with Cadence’s leading AI portfolio. With Joules RTL Design Studio, users can achieve physical estimates quickly and accurately, unlocking up to 5X productivity and up to 25% quality of results (QoR) improvements in the RTL.
Joules RTL Design Studio expands upon Cadence’s existing Joules RTL Power Solution, addressing all aspects of physical design by adding visibility into power, performance, area, and congestion (PPAC). In addition, the new tool comes with a host of productivity-enhancing features and benefits, including:
One-of-a-kind intelligent RTL debugging assistant system: Provides early PPAC metrics as well as actionable debugging information throughout the design cycle—logical, physical, and production implementation—so engineers can explore “what-if” scenarios and potential resolutions to minimize iterations and improve design outcomes.
Based on proven engines: Joules RTL Design Studio shares the same trusted engines as the Innovus™ Implementation System, Genus™ Synthesis Solution, and Joules™ RTL Power Solution, enabling users to access all analysis and design exploration features from a single GUI for optimal QoR.
Powerful AI integrations: Joules RTL Design Studio has an integration with the generative-AI solution, Cadence Cerebrus™ Intelligent Chip Explorer, to explore design space scenarios, such as floorplan optimization and frequency versus voltage tradeoffs. Additionally, the Cadence Joint Enterprise Data and AI (JedAI) Platform allows trend and insight analysis across different versions of the RTL or across previous project generations.
Lint checker integration: Allows engineers to run lint checkers incrementally to rule out data and setup issues up-front, reducing errors and time to completion.
Unified cockpit: Provides RTL designers with an efficient, user-friendly experience, offering physical design feedback, localization and categorization of violations, bottleneck analysis and cross-probing between RTL, schematic, and layout.
“Now RTL designers can rapidly access all the physical information needed for PPAC debug without having to wait for implementation, which previously took days or weeks,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “Joules RTL Design Studio gives designers visibility into the challenges when they can still be addressed easily, ultimately speeding time to market. Our early engagements reaffirmed our initial target of up to 5X faster RTL convergence and up to 25% improved QoR.”
Joules RTL Design Studio is part of the broader Cadence digital full flow, which provides customers with a faster path to design closure. The new tool and the broader flow support the company’s Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/03/2024 | Nolan Johnson, I-Connect007This week’s most important news is strategic—and telling. When one puts together the IPC industry reports, we simply have to include the recent conversation with Shawn DuBravac and Tom Kastner. On the design side, check out the latest “On The Line With…” podcast featuring Brad Griffin from Cadence Design Systems, discussing SI and PI in the realm of intelligent system design.
Synopsys, Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU
05/03/2024 | PRNewswireSynopsys, Inc. announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using Synopsys.ai™ full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/03/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Real Time with… IPC APEX EXPO 2024: Software Solutions for Circuit Board Challenges
05/03/2024 | Real Time with...IPC APEX EXPONolan Johnson speaks with Will Webb from Aster Technologies about their software solutions for design teams, manufacturing, test engineers, and process engineers. Aster's software addresses the increasing complexities of circuit boards and the need for alternative testing methods.
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.