Brookhaven Completes LSST's Digital Sensor Array
August 29, 2019 | Brookhaven National LaboratoryEstimated reading time: 6 minutes
After 16 years of dedicated planning and engineering, scientists at the U.S. Department of Energy’s (DOE) Brookhaven National Laboratory have completed a 3.2 gigapixel sensor array for the camera that will be used in the Large Synoptic Survey Telescope (LSST), a massive telescope that will observe the universe like never before.
“This is the biggest charge-coupled device (CCD) array that has ever been built,” said Paul O’Connor, senior scientist at Brookhaven Lab’s instrumentation division. “It’s three billion pixels. No telescope has ever put this many sensors into one camera.”
The digital sensor array is composed of about 200 16-megapixel sensors, divided into 21 modules called “rafts.” Each raft can function on its own, but when combined, they will view an area of sky that can fit more than 40 full moons in a single image. Researchers will stitch these images together to create a time-lapse movie of the complete visible universe accessible from Chile.
Currently under construction on a mountaintop in Chile, LSST is designed to capture the most complete images of our universe that have ever been achieved. The project to build the telescope facility and camera is a collaborative effort among more than 30 institutions from around the world, and it is primarily funded by DOE’s Office of Science and the National Science Foundation. DOE’s SLAC National Accelerator Laboratory is leading the overall effort to construct the camera—the world’s largest camera for astronomy—while Brookhaven led the design, construction, and qualification of the digital sensor array—the “digital film” for the camera.
“It’s the heart of the camera,” said Bill Wahl, science raft subsystem manager of the LSST project at Brookhaven Lab. “What we’ve done here at Brookhaven represents years of great work by many talented scientists, engineers, and technicians. Their work will lead to a collection of images that has never been seen before by anyone. It’s an exciting time for the project and for the Lab.”
Members of the LSST project team at Brookhaven Lab are shown with a prototype raft cryostat. In addition to the rafts, Brookhaven scientists designed and built the cryostats that hold and cool the rafts to -100° Celsius. Pictured from left to right are Sean Robinson, Michael Keach, Matthew Rumore, Gabriella Carini, Steven Andrade, Colleen Michael, Veljko Radeka, Wendy Morrin, Bill Wahl, Phil Kuczewski, HyeYun Park, Ivan Kotov, Andrei Nomerotski, Justine Haupt, Alfred Dellapenna, Connor Miraval, Sven Herrmann, Brian Walsh, Steve Bellavia, Paul Stankus, and Paul O'Connor. Team members not pictured include Peter Takacs, Michelle McQueen, John Kuczewski, Steve Plate, Paul Palecek, Rebecca Coles, Jason Farrell, Raj Gutta, Elliott Golnar, Anze Slozar, Don Elliott, Ron Angona, August Hoffman, David Asner, Graham Smith, and Kurt Vetter.
Page 1 of 2
Suggested Items
Smartkem Commences Project with RiTdisplay
03/22/2024 | PRNewswireSmartkem, the developer of a disruptive type of organic transistor that has the potential to drive a new generation of displays, today announced that it has entered into a collaboration agreement with RiTdisplay Corp. (RiTdisplay), a leading developer of optoelectronic solutions, visual displays and passive-matrix OLED (PMOLED) displays, for the manufacture of a new type of active-matrix OLED (AMOLED) display.
SIA Applauds CHIPS Act Incentives for Intel Projects
03/20/2024 | SIAThe Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer commending semiconductor manufacturing incentives announced by the U.S. Department of Commerce and Intel Corporation.
Tata Group to Build the Nation’s First Indigenous Semiconductor Assembly and Test Facility in Assam
03/11/2024 | Tata GroupIn a significant step towards creating an end-to-end semiconductor manufacturing ecosystem in India, Government of India has approved a proposal by Tata Electronics to build a state-of-the-art, greenfield semiconductor assembly and test facility in Jagiroad, Assam.
The Chemical Connection: An Exhibitor’s View of IPC APEX EXPO
02/28/2024 | Don Ball -- Column: The Chemical ConnectionWhen I learned that this issue would be dedicated to optimizing the bare board fabricator’s experience at the IPC APEX EXPO 2024, I thought it would be an easy column to write. With more than 40 of these shows under my belt, I didn’t think it would be too difficult to come up with a list of dos and don’ts to make your visit to an exhibitor’s booth worthwhile. So, what can you do to make your visit even more useful?
iNEMI End-of-Project Webinar: Connector Reliability Test Recommendations
02/23/2024 | iNEMIThe iNEMI Connector Reliability Test Recommendations Project, Phases 1 through 3, addressed the need for a standardized reliability evaluation method for connectors.