Cadence EDA Solutions, IP Optimized for Intel Process and Packaging Technologies
February 8, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced it has joined the new Intel Foundry Services (IFS) Ecosystem Alliance to support mutual customers with the development and delivery of innovative system-on-chip (SoC) designs. As a member of the alliance, Cadence is advancing adoption of Intel process and packaging technologies and Cadence state-of-the-art digital, custom/analog, verification and advanced IC packaging EDA solutions, along with Cadence Design, Verification and Tensilica IP. Using Intel and Cadence technologies, customers can accelerate time to market while reducing design barriers, risk and costs.
There are several benefits to joining the IFS Ecosystem Alliance. Cadence will have early access to process and advanced IC packaging roadmaps, process design kits (PDKs) and technical training. This allows the Cadence R&D teams to fine-tune EDA tools and IP for the Intel portfolio of process and packaging technologies so customers can meet power, performance and area (PPA) requirements.
“We’re collaborating with world-leading partners like Cadence to ensure our customers have access to a robust, comprehensive design ecosystem, process technologies, advanced packaging technologies and manufacturing capabilities,” said Dr. Randhir Thakur, president of IFS. “Cadence is constantly developing new solutions and IP to stay in front of customer demands, making them a critical ecosystem partner that aligns with our mission to address the growing global demand for chips with breakthrough SoC design technologies.”
“By joining the IFS Ecosystem Alliance, we’re demonstrating our commitment to ensuring that customers can quickly become proficient using Cadence solutions and IP supporting Intel process and packaging technologies,” said Dr. Anirudh Devgan, president and CEO of Cadence. “Our customers are under extreme pressure to deliver power-efficient and performance-optimized SoCs, and the Cadence and IFS collaboration lets our customers innovate with confidence.”
Cadence tools and IP support the company’s Intelligent System Design strategy, which enables customers to achieve SoC design excellence.
Suggested Items
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
04/12/2024 | Nolan Johnson, I-Connect007As we publish this week’s most-read news, the I-Connect007 team is wending its way home from an eventful and productive week at IPC APEX EXPO in Anaheim, California. We’ve posted a variety of dispatches from the show this week, released 73 realtimewith.com video interviews (and counting), and also gathered the content and updates you’ll be looking for in the upcoming issue of Show & Tell… IPC APEX EXPO 2024.
Material Insight: The Importance of Standards for the Chip Packaging Industry
04/12/2024 | Dr. Preeya Kuray -- Column: Material InsightI had the great pleasure of recently attending the National Institute of Standards and Technology’s (NIST) CHIPS R&D Chiplets Interfaces Technical Standards Workshop. The purpose was to bring together technical experts across industry and academia to deliberate one of the most pressing technological matters of 2024: chip packaging standards.
What’s New in Design Education at IPC APEX EXPO?
04/11/2024 | Kelly Allen, IPC Training ManagerKelly (Kel) Allen shares her thoughts on the educational offerings at IPC APEX EXPO and beyond. In this interview, she discusses some of the newest classes taking place during the conference in Anaheim, covering everything from design, fab, and assembly through mil/aero, test, and supply chain issues.