New Cadence High-Speed Ethernet Controller IP Family Enables Silicon-Proven Ethernet Subsystem Solutions up to 800Gbps
April 13, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. unveiled the Cadence High-Speed Ethernet Controller IP family, which enables complete Ethernet subsystem solutions up to 800G along with Cadence SerDes PHY IP in 7nm, 5nm and 3nm process nodes. Optimized for power, performance and area (PPA), the low-latency, high-speed controller IP expands Cadence’s Ethernet Controller IP portfolio and is well suited for a broad array of Ethernet applications in next-generation cloud, artificial intelligence and machine learning (AI/ML), and 5G infrastructures. A number of customer engagements are underway, and there is strong market interest in the new product family.
The new controller family supports different aggregated bandwidths for 100G, 200G, 400G and 800G Ethernet and offers the following:
- Support for both single- and multi-Ethernet channel solutions and compliance with IEEE 802.3 and Ethernet Technology Consortium specifications
- IP provides full-featured media access control (MAC), physical coding sublayer (PCS), forward error correction (FEC) and physical medium attachment (PMA) blocks for a complete architecture
- Integrated FEC support, including RS(528,514), RS(544,514), Firecode and Ethernet Technology Consortium Low Latency RS FEC, allows customers the flexibility to choose the best option for their application requirements
Along with Cadence’s leading-edge 112G/56G and other Ethernet SerDes PHY IP, Cadence provides full subsystem deliveries with integrated PHY and controller that enable customers to ease integration and streamline their SoC designs. Silicon proven in AI/ML customer applications, the integrated subsystems provide optimal PPA.
“The exploding bandwidth demand from cloud, AI/ML and 5G has driven Ethernet protocols to evolve and has accelerated 800G market adoption,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “Cadence continues to invest in design and interface IP that addresses our customers’ rapidly evolving requirements. The Cadence high-speed Ethernet subsystem solutions with best-in-class PHY and feature-rich controller IP further solidify our leadership position with high-performance connectivity IP offerings.”
The High-Speed Ethernet Controller IP family and integrated subsystem solutions extend Cadence’s Ethernet IP portfolio and support the Cadence Intelligent System Design™ strategy by enabling SoC design excellence.
Suggested Items
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.
Altus Group Helps BitBox Unlock Productivity and Efficiency Gains with New Reflow Oven
04/22/2024 | Altus GroupAltus Group, a leading provider of capital equipment, has recently assisted BitBox, a UK-based electronics design, engineering and manufacturing company in upgrading its operations with the implementation of a new reflow oven from Heller Industries.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.