M31 Speeds Delivery of Silicon IP by 5X Using the Cadence Library Characterization Solution in the Cloud
March 31, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that M31 Technology Corporation has adopted the Cadence CloudBurst platform to complement its existing Cadence Liberate Trio Characterization Suite infrastructure, speeding the delivery of its advanced-node silicon IP. The CloudBurst platform provided easy access to the Liberate Trio suite in a secure, ready-to-use cloud environment, reducing setup time by 25X and enabling M31 to successfully speed up overall time to market by 5X.
As a global professional IP provider, M31 is determined to rapidly provide forward-looking silicon IPs for trending applications to meet diverse IC design needs. M31 has been using the trusted Cadence library characterization portfolio for many years, and the Liberate Trio suite provided optimal scalability, speed and reliability with this latest design project. To deliver its high-quality silicon IP, M31 required additional hardware compute resources to complement M31’s on-premises infrastructure, so adopting the CloudBurst platform was the next logical step. Moving design work to CloudBurst meant M31 didn’t need to make up-front capital expenditures or devote dedicated IT resources to setting up the equipment, saving both time and money. M31 benefitted from having the ability to address peak design requirements while reducing the delivery timeline, hardware costs and risks. Also, the Liberate Trio suite features Bolt technology, an integrated job distribution system, which provided M31 with reliable characterization in the cloud across 10,000 CPU cores in parallel.
“M31 has been committed to delivering differentiated silicon-proven IP to our customers on schedule, and our multi-year collaboration with Cadence ensures that we stay ahead of aggressive time-to-market demands,” said Scott Chang, CEO of M31. “By combining the Cadence CloudBurst platform with our existing production-proven and foundry-certified Liberate Trio environment, Cadence delivered a secure, cloud-based characterization solution that enabled M31 to quickly scale production to meet our time-to-market goals.”
Download The System Designer’s Guide to… System Analysisby Brad Griffin. You can also view other titles in our full I-007e Book library here.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.