Global Sectoral Demand Encourages Agile Analog to Locate in Scotland
April 27, 2022 | Agile AnalogEstimated reading time: 1 minute
Agile Analog will establish an engineering team in Edinburgh, increasing the company’s design capabilities and allowing the business to reach more customers.
Headquartered in Cambridge, Agile Analog’s technologies enable the rapid generation of high-quality analog IP. The company supplies highly configurable, process node-agnostic, analog IP building blocks for multiple semiconductor foundries and process nodes.
Agile Analog, which also has a sales and engineering operation in Taiwan, is the integration of analog engineers, software engineers, chip designers and semiconductor industry executives who draw on decades of experience in the delivery of semiconductor IP and semiconductor products to tier 1 customers worldwide.
Pete Hutton, Executive Chairman of Agile Analog, said: “Agile Analog is changing the status quo by addressing the long-standing inefficiencies in creating and delivering analog circuits across process technologies.
“Our Edinburgh office will increase capabilities in Analog design, Digital design, software and hardware to support increased customer activities and company growth.
“Scotland is a worldwide centre of excellence in semiconductor engineering and deep-tech developments. Our office will contribute to the growth of a highly skilled, productive, and committed engineering community in Edinburgh.”
Agile Analog has started to announce key senior managements hires for its Scotland operation, including Barry Paterson who will be the company’s new VP of Product Marketing. Its presence in Scotland will enable Agile Analog to provide a state-of-the-art product to the market and a more immediate response to requests due to rapid growth in demand for its analog building-block IP.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.